Abstract-In this letter, we present state-of-the-art performance of top-gated graphene n-FETs and p-FETs fabricated with epitaxial graphene layers grown on Si-face 6H-SiC substrates on 50-mm wafers. The current-voltage characteristics of these devices show excellent saturation with ON-state current densities (I on ) of 0.59 A/mm at V ds = 1 V and 1.65 A/mm at V ds = 3 V. I on /I off ratios of 12 and 19 were measured at V ds = 1 and 0.5 V, respectively. A peak extrinsic g m as high as 600 mS/mm was measured at V ds = 3.05 V, with a gate length of 2.94 μm. The field-effect mobility versus effective electric field (E eff ) was measured for the first time in epitaxial graphene FETs, where record field-effect mobilities of 6000 cm 2 /V · s for electrons and 3200 cm 2 /V · s for holes were obtained at E eff ∼ 0.27 MV/cm. Index Terms-Field-effect mobility, graphene, n-FET, p-FET, Si MOSFET, transistor. G RAPHENE, which consists of one or a few atomic layers of 2-D carbon sheets, has generated a lot of interest in the research community [1] . The intrinsic saturation velocity (V sat ) of graphene itself is expected to be at least two times faster [2] than that of lattice-matched InP HEMTs, the current material of choice for high-speed RF applications.
G
RAPHENE, which consists of one or a few atomic layers of 2-D carbon sheets, has generated a lot of interest in the research community [1] . The intrinsic saturation velocity (V sat ) of graphene itself is expected to be at least two times faster [2] than that of lattice-matched InP HEMTs, the current material of choice for high-speed RF applications.
Epitaxial graphene FETs [3] - [7] on the wafer scale are in the early stages of development, although several key device parameters have been demonstrated. For example, epitaxial graphene RF FETs [7] have been demonstrated in a topgated layout with the highest ever ON-state current density of 3 A/mm. In addition, the extrinsic speed performance f t /f max of 5 GHz/14 GHz is reported with a 2-μm gate length. On the other hand, the current-voltage characteristics are quasi-linear with weak saturation behaviors, yielding low transconductance (g m ) per capacitance (i.e., < 140 mS/mm at 3.4 fF/μm 2 ) and poor voltage gain (g m /G ds ). In addition, the I on /I off ratio was [5] , it was achieved using six to seven layers of epitaxial graphene on C-face SiC substrates, resulting in an I on /I off ratio of < 2. In the case of graphene FETs fabricated on the Si-face of SiC substrates, field-effect mobility has been limited to below 1200 cm 2 /V · s, but with an improved I on /I off ratio of ∼10 [6] . The graphene effective mobility versus effective vertical electric field (E eff ) was reported using top-gated exfoliated graphene FETs on SiO 2 substrates [8] . The exfoliated graphene top-gated FETs have shown an effective mobility below 3000 cm 2 /V · s at E eff < 0.1 MV/cm, significantly less than ∼ 10 000 cm 2 /V · s achieved from the back-gated graphene FETs.
In this letter, we present top-gated graphene n-FETs and p-FETs from epitaxial graphene layers, where excellent I-V saturation behaviors were observed for the first time in epitaxial graphene FETs with a record peak extrinsic transconductance of 600 mS/mm. Moreover, the effective mobility and fieldeffect mobility versus E eff were characterized and compared with Hall mobility. The epitaxial graphene layers were grown on Si-face 6H-SiC substrates on 50-mm wafers via Si sublimation [9] . The sheet electron carrier density of the epitaxial graphene layer was typically 8.8 × 10 12 cm −2 at room temperature and had an electron mobility of ∼1192 cm 2 /V · s, characterized by noncontact Hall Lehighton 1600. The number of epitaxial graphene layers (n GL ) was found to be one layer on the SiC terraces and two layers on the step edges over the entire 50-mm wafer as characterized by Raman analysis and transmission electron microscopy analysis.
Graphene FETs were fabricated with Ti/Pt/Au source and drain metal deposition and lift-off process. The nonalloyed ohmic metal yielded the contact resistivity of 10 −6 -10 −7 Ω · cm 2 [7] . The metal gates were processed with Ti/Pt/Au metal deposition and lift-off process on top of a 35-nm-thick SiO 2 gate dielectric layer deposited by electron beam evaporation. The gate leakage current was in the range of approximately nanoamperes per square micrometer or less (see Fig. 3 ), which is negligible in the device characterization presented here. Fig. 1 (a) and (b) shows the graphene FET processed in a layout, where the gate metal is aligned with respect to the ohmic metals in an underlap layout with a gate-to-source/drain separation of <100 nm to minimize the access resistance over a source-drain spacing (L sd ) of 3 μm. The source access resistance was < 0.2 Ω · mm via the standard end-point measurements on transfer length method structures. A graphene channel width of 4 μm was defined by O 2 plasma etching.
0741-3106/$26.00 © 2010 IEEE Fig. 1(c) shows measured room-temperature common-source current-voltage characteristics of a two-gatefinger and 4-μm-wide n-channel graphene FET (denoted as 2f × 4 μm), in which excellent drain current saturation was observed. The source-todrain voltage (V ds ) was swept up to 3 V, where the gate-tosource (V gs ) voltage was stepped from 3 V (top curve) in steps of −0.5 V. At V ds = 1 V, the ON-state current at V gs = 3 V was 0.59 A/mm. The OFF-state current was 0.047 A/mm at V gs = −1 V, yielding an I on /I off ratio of 12.5. At V ds = 0.5 V, the I on /I off ratio increased to 19 with the ON-state current of 0.31 A/mm. At V ds = 3 V, the ON-state current at V gs = 3 V was measured as high as 1.65 A/mm. The on-resistance was 1.6 Ω · mm. Fig. 2 shows the measured transconductance (g m ) of a 2f × 4 μm graphene FET at different V ds , stepping from 1.05 to 3.05 V with a step of 0.5 V. The inset shows measured transfer curves. At V ds = 3.05 V, the I ds reached up to 1.1 A/mm at V gs = 3 V. The ambipolar behavior was observed clearly at V ds > 2 V, while the ambipolar behavior is not well developed with a relatively flat region observed at low V ds such as V ds = 1.05 V. The peak extrinsic g m of 600 mS/mm was measured at V ds = 3.05 V, which is the highest ever, compared with reported values of 1.4 mS/mm [5] and 140 mS/mm [7] . The observed negative transconductance is due to a conversion of n-channel to p-channel. Fig. 3 shows the transfer curves of six 1f × 4 μm graphene FETs measured at V ds = 50 mV from two different wafers, along with the gate leakage current on the order of < 50 pA. In general, the ambipolar behavior was observed with n-channel operation of the graphene FETs at V gs = 0 V. The p-channel behavior was observed with threshold voltages (V T ) of −1.5 to −1.35 V, where V T was set to be a Dirac point for an extraction of the effective mobility for graphene FETs.
Effective mobility μ eff was extracted using the following formula:
In the case of a finite charge density Q Dirac at Dirac point, μ eff can be corrected accordingly.
1 C ox is the gate oxide capacitance, and ε 0 · ε ox /t ox , where ε 0 and ε ox is permittivity of the free space and gate oxide layer, respectively. The gate oxide capacitance is measured using a metal-oxide-metal (MOM) capacitor array with OPEN and SHORT calibration standards. The geometric scaling of the MOM capacitors is verified to eliminate fringe capacitances. The geometric oxide capacitances were measured to be 1 or 1.7 fF/μm 2 from two different wafers. The dielectric constant of the deposited SiO 2 films was determined to be 3.9, which is close to that of SiO 2 . The field-effect mobility [10] was obtained from the transconductance (g m ) at V ds = 50 mV. Therefore, there is no ambiguity in μ FE associated with V T , unlike the case of μ eff . The effective electric field is estimated using E eff = Q Gr /(ε 0 · ε ox ), where Q Gr is the total charge in the graphene channel. Fig. 4 shows the extracted μ eff and μ FE of graphene n-FETs versus the effective electric field E eff . For comparison, the universal and field-effect mobilities of Si n-MOSFETs [11] and strained Si n-MOSFETs on SiGe-on-oxide [12] are shown. While both μ eff and μ FE of the graphene n-FETs depend on E eff , both values were higher than 1000 cm 2 /V · s over a wide range of effective electric field up to 1.6 MV/cm. The peak field-effect mobility values ranged from 3200 to 6000 cm 2 /V · s depending on the devices shown in Fig. 3 . A record field-effect mobility of 6000 cm 2 /V · s was obtained at an effective electric field of 0.27 MV/cm from the device ( ) shown in Fig. 3 . To compare with the measured Hall mobility, which was measured at high carrier concentrations, both μ eff and μ FE curves versus E eff were extrapolated using μ eff = 6806 × E −0.36E eff for C ox of 1 fF/μm 2 and μ eff = 6111 × E −0.44E eff for C ox of 1.7 fF/μm 2 . At the Hall carrier density of (9−10) × 10 12 /cm 2 , the μ eff values were extrapolated to be 1120 cm 2 /V · s for C ox of 1 fF/μm 2 and 670 cm 2 /V · s for C ox of 1.7 fF/μm 2 . The extrapolated effective mobility values were close to the measured Hall mobility. On the other hand, the μ FE was extrapolated to be ∼ 50 cm 2 /V · s at the Hall carrier density of (9−10) × 10 12 /cm 2 . This is much lower than the measured Hall mobility of ∼ 1192 cm 2 /V · s. The measured field-effect mobilities of graphene n-FETs were at least seven times higher than that of ITRS Si n-MOSFETs and ∼80 times higher than that of ultra-thin-body SOI n-MOSFETs. The peak fieldeffect mobility of graphene p-FETs was also determined to be 3200 cm 2 /V · s at an effective electric field of 0.2 MV/cm.
While more studies are needed for quantitative analysis, the observed excellent I-V saturation, high I on /I off ratio, and high transconductance may be attributed to several factors, including the low source access resistance of < 0.2 Ω · mm and the low trapped charge density. The capacitance-voltage measurement of the top-gate metal-SiO 2 -graphene diodes was carried out, and the trapped charge density of the SiO 2 layer was estimated to be ∼ 2 × 10 11 /cm 2 , which improves the graphene channel mobility and, consequently, g m . The improvement of the I on /I off ratio may be due to a reduction in charge inhomogeneity near the Dirac point or a formation of a pinch-off region in a zero-bandgap graphene film [13] . We note that the possibility of a small bandgap associated with strained epitaxial graphene film is not excluded. We also note that the peak extrinsic g m of 600 mS/mm per unit gate capacitance of 1 fF/μm
